

Organization:

Steering Chair:

Shinji Odanaka (Osaka Univ)

Conference Chair:

Nobuya Mori (Osaka Univ)

Program Chair:

Kenichiro Sonoda (Renesas)

Program Co-Chair:

Shigeyasu Uno (Ritsumeikan Univ)

Treasurer:

Takashi Kurusu (Toshiba) Ryo Tanabe (Fujitsu Semiconductor)

Audit:

Matsuto Ogawa (Kobe Univ)

Local Arrangements:

Hirokazu Hayashi (Lapis Semiconductor) Yoshinari Kamakura (Osaka Univ) Shinya Yamakawa (Sony)

Publication:

Akira Hiroki (Kyoto Inst of Technology) Nobuhiko Nakano (Keio Univ)

Program Committee:

Kenichiro Sonoda (Renesas)

Shigeyasu Uno (Ritsumeikan Univ)

Akin Akturk (Univ Maryland)

Asen Asenov (Univ Glasgow/GSS)

Władysław Grabinski

(Grabinski Modeling Consulting)

Tibor Grasser (Technical Univ Vienna)

Hirokazu Hayashi (Lapis Semiconductor)

Takahiro Iizuka (Hiroshima Univ)

Christoph Jungemann

(RWTH Aachen Univ)

Irena Knezevic (Univ Wisconsin)

Takashi Kurusu (Toshiba)

Keun-Ho Lee (Samsung)

Yiming Li (National Chiao Tung Univ)

C.K. Lin (TSMC)

Tom Linton (Intel)

Juergen Lorenz (Fraunhofer Institut IISB)

Chandra Mouli (Micron)

Taiji Noda (Panasonic)

Phil Oldiges (IBM)

Frank Register (Univ Texas)

Massimo Rudan (Univ Bologna)

Takahide Sugiyama

(Toyota Central R&D Lab)

Shinya Yamakawa (Sony)

First Call for Papers

2014 International Conference on Simulation of Semiconductor Processes and Devices

SISPAD2014

September 9 – 11, 2014 Workshop, September 8 Mielparque Yokohama, Yokohama, JAPAN

Co-sponsored by Japan Society of Applied Physics Technical co-sponsored by IEEE Electron Devices Society



Scope:

This conference provides an opportunity for the presentat on and discussion of the latest advances in modeling and simulat on of semiconductor devices, processes, and equipment for integrated circuits.

Topics:

- Modeling and simulat on of all sorts of semiconductor devices, including FinFETs, ultra-thin SOI devices, emerging memory devices, optoelectronic devices, TFTs, sensors, power electronic device, widegap semiconductor devices, spintronic devices, tunnel FETs, SETs, carbon-based nanodevices, organic electronic devices, and bioelectronic devices
- Modeling and simulat on of all sorts of semiconductor processes, including first-principles material design and growth simulat on of nano-scale fabricat on
- Fundamental aspects of device modeling and simulation, including quantum transport, thermal transport, fluctuation, noise, and reliability
- Compact modeling for circuit simulation, including low-power, high frequency, and power electronics applications
- Process/device/circuit co-simulat on in context with system design and verificat on
- Equipment, topography, lithography modeling
- Interconnect modeling, including noise and parasitice ects
- Numerical methods and algorithms, including grid generation, user-interface, and visualization
- Metrology for the modeling of semiconductor devices and processes

Abstract Submission:

Authors are invited to submit a two-page abstract (A4 size or 22×28 cm) including figures. Full submission informat on will be updated in the Second Call for Papers and the following web site.

https://sites.google.com/site/sispad2014/

Authors of accepted papers will be not fied by May 15, 2014. Camera-ready copy of a four-page manuscript will be required from the authors for inclusion in the Conference Proceedings by June 30, 2014.

Deadline for submission of abstract: March 31, 2014

Any inquiries on submission should be sent to:

Kenichiro Sonoda

Program Chair

kenichiro.sonoda.xc@ renesas.com

Shigeyasu Uno Program Co-Chair suno@fc.ritsumei.ac.jp

